Step-by-Step Guide: Create Your First Verilog Code & Test Bench | Master the V-Curve of VLSI.
This episode introduced the audience to Verilog HDL and explored the V-Curve of VLSI design. The discussion compared and contrasted HDL Compiler vs Synthesis Compiler and C-Language vs Verilog. The video also covered the use of comments in Verilog and provided a typical module example along with a testbench module example. Additionally, the episode offered a bird's eye view of a typical Verilog module. Finally, the video summarized the key takeaways from the discussion. Overall, the episode provided a comprehensive introduction to Verilog HDL and the V-Curve of VLSI design, along with practical examples and a comparison of important tools and languages.
In this episode we have discussed the below topics :
00:00 Beginning & Intro
00:28 Episode Menu
01:50 Introduction to Verilog HDL
03:42 V-Curve Of VLSI Design
08:18 HDL Compiler Vs Synthesis Compiler
11:02 C-Language Vs Verilog
12:57 Comments in Verilog
14:40 Typical Module Example
17:13 Testbench Module Example
24:06 Bird’s Eye View of Typical Verilog Module
27:03 Summary
#verilogtutorialforbeginners
#verilogtestbench
#verilogbasics
_________
The Mission of TechSimplifiedTV is inspired from philosophy of :
@SatishKashyapB @iit @nptel-nociitm9240 @npteliitguwahati8283 @NPTELSpecialLectureSeries @nptel-indianinstituteofsci8064 @interactivesessionswithiit7882 @NPTELGATEPreparation @NPTELANSWERS @NPTELSolutions2020 @swayam-nptelofficeiitkhara474
References, Acknowledgements & Credits :
Music by Bensound.com, YouTubeMusic
Images by pngegg.com, pngaaa.com
Image by StockSnap from Pixabay
Video by Indigo Blackwood from Pexels
Video by Zaid Pro from Pixabay
