What is Verilog-A | Verilog-A Series Promotion
Verilog-A is a behavioural modelling language for analog circuits from the Verilog Family. It is the subset of Verilog-AMS. Verilog-A HDL is derived from the IEEE 1364 Verilog HDL specification. The intent of this series is to educate you to the Verilog-A Lanuguge.
Verilog (Digital) Marathon : • Verilog VLSI Tutorial: Comprehensive ...
Verilog (Analog) Marathon : • Comprehensive Guide : Understanding V...
TCL Marathon : • TCL in VLSI : A Marathon Guide with I...
Linux & Shell Scripting Marathon : • Comprehensive Linux and Shell Scripti...
PERL Marathon : • Mastering PERL in VLSI: Marathon Epis...
UPF Marathon : • Mastering UPF : A Comprehensive Marat...
VLSI FRESHER ROADMAP Marathon : • Ultimate Guide for VLSI Freshers: Exp...
STA Marathon (THEORY) : • Mastering Static Timing Analysis (STA...
STA Marathon (I/O FILES) : • Mastering Static Timing Analysis (STA...
STA Marathon (BONUS) : • Mastering Static Timing Analysis (STA...
STA Marathon (PRACTICAL WITH OPEN-TIMER) : • Mastering OperTimer STA EDA Tool | I...
ELECTROMIGRATION(EM) & IR-ROP Marathon : • Mastering Electromigration and IR-Dro...
_________
Courtesy and Reference :
Music by Bensound.com
Jacob Abbott from Pixabay
