This episode covers several key topics in Verilog including basic data handling, data types, literals, time, registers, variables, and format specifiers. Examples are provided to help illustrate concepts such as interpreting literals and using printing functions. The importance of `timescale in simulation is also discussed, along with examples and a code example. The episode concludes with a demonstration of comparing simulation output.
___________Installation_Guide_________________
Icarus-Verilog & GTK-Wave Installation in Ubuntu 20.04 LTS : • Why GTK-Wave + Icarus-Verilog are Ess...
Geany-IDE Installation in Ubuntu 20.04 LTS : • Discover Why Geany is Essential for V...
Vivado 2022.1 ML Edition (Windows-10 & Ubuntu 20.04 LTS ) : • Step-by-Step Guide: Installing Vivado...
In this episode we have discussed the below topics :
00:00 Beginning & Intro
00:29 Chapter Index
01:54 Basic Data Dealing in Verilog
02:55 Data & Literals
05:05 Data Types Handling
07:18 Time, Registers and Variable usage
09:10 Literals And Interpretation : Examples
11:10 Printing & Format Specifiers
12:46 `timescale in Simulation
14:13 `timescale : Examples
15:47 `timescale Code Example
18:19 Simulation Output Comparison
#verilogtutorialforbeginners
#formatspecifiers
#timescale
_________
The Mission of TechSimplifiedTV is inspired from philosophy of :
@SatishKashyapB @iit @nptel-nociitm9240 @npteliitguwahati8283 @NPTELSpecialLectureSeries @nptel-indianinstituteofsci8064 @interactivesessionswithiit7882 @NPTELANSWERS @NPTELGATEPreparation @NPTELSolutions2020 @swayam-nptelofficeiitkhara474
References, Acknowledgements & Credits :
Music by Bensound.com, YouTubeMusic
Images by pngegg.com, pngaaa.com , pngtree.com
Image by StockSnap from Pixabay
Video by Indigo Blackwood from Pexels
Video by Zaid Pro from Pixabay
Image by Arek Socha from Pixabay
Image by Pexels from Pixabay