Intro to Cache Coherence in Symmetric Multi-Processor (SMP) Architectures
One of the biggest challenges in parallel computing is the maintenance of shared data. Assume two or more processing units share a data element and at least one of them can update that element. If that data element is contained in a cache, then we must have a mechanism for alerting the other processing units to the change.
#cache #coherence #parallel
![[FREE] SLIMESITO x BEEZYB TYPE BEAT 2022 -](https://images.videosashka.com/watch/1EoTITwenvE)
